


FIG. 1







FIG. 3










FIG. 5






· <del>-</del>	Receiver Input and Source Centered Clock Performance	lock Perfc	rmance				
	Parameter	Symbol	Conditions	Min	Min. Typ Max		Units
	Output Common Mode	Ncm	See Figure Below	1575	1675	1775	mV
	Single Ended Output Impedance	$\mathbf{Z}_{\mathtt{SE}}$		40	50	09	G
	Differential Input impedance	$Z_{d}$		80	100	120	G
	Input Impedance Mismatch	$\mathbf{Z}_{\mathbf{M}}$				10	%
	Q40, CML Input Differential Amplitude, p-p	οσδα ν	See Figure Below	400	500	. 009	mV
	Q40 Input Rise and Fall Time (20% to 80%)	t <sub>кн</sub> , t <sub>ғн</sub>		e .	25	35	bs
	Differential output return loss*	211	Up to 7.5 GHz	10	·		dB
	4-by-1 mux input return loss >15 db at 10 GHz		,	- :			





At B: Total Input Jitter = 4+4+12+4+4+4+0.71\*14=42 ps CMOS Input Mismatch + setup/Hold = 24 psMargin at 12.5 Gig = 12 psMargin at 10 Gig = 32 ps

8 <u>5</u>




5 GHz Clock time

11/12

1300

10 GBPS Data

FIG. 10



FG. 11